

# Optimized ALU with BIST Implementation Using Cadence Encounter Platform

Ravi L.S<sup>#1</sup>, Chitra C P<sup>#2</sup>, Chandana C<sup>#3</sup>

<sup>1</sup>Assistant Professor, Dept. of ECE, RIT, Hassan, Karnataka, India

<sup>2,3</sup> Student, Dept. of ECE, RIT, Hassan, Karnataka, India

**Abstract**—The aim of this project is to optimize an Arithmetic Logical Unit with BIST capability. Arithmetic Logical Unit is used in many processing and computing devices, due to rapid development of technology the faster arithmetic and logical unit which consume less power and area required. Due to the increasing integration complexities of IC's the Optimized Arithmetic Logical Unit implement sometimes may mal-function, so testing capability must be provide and this is accomplished by Built-In-Self-Test (BIST). So this project has been done with the help of Verilog Hardware Description Language, Simulated by Xilinx10.1 Software and is synthesized by cadence tool. After synthesis Area and power are reduced by 31% and 42% respectively.

**Keywords**—Optimized ALU, Ripple Carry Adder, Vedic Multiplier, Built-In-Self-Test.

multiplication that reduces area, delay and power consumption. Hence the Optimization of ALU is achieved.




Figure 1: Block diagram of proposed Arithmetic Logical Unit

## I. INTRODUCTION

Arithmetic Logic Unit (ALU) is an important and necessary unit present in every processors and all computing devices performing arithmetic operations like addition, subtraction, multiplication, increment, decrement, shifting and logical operations like and, or, not, XOR. The ALU must be optimized and when manufactured they might have defects or might be faulty hence to increase testability, Design For Testability(DFT) must be provided one such methodology is Built-In-Self-Test (BIST). BIST technique provides little cost, a well-defined increase in the testability of the Circuit under Test (CUT). The test pattern generator is a part of BIST implemented using linear feedback Shift Register (LFSR), this increases the testability of ALU.

After the design and implementation of optimized ALU, BIST has to be implemented to increase the testability of the ALU. The BIST consists test pattern generators like LFSR(Linear Feedback Shift Register) which generates test patterns and these test patterns are applied to circuit under test, that is optimized ALU and then obtained result can be analyzed and checked for the correctness of ALU.

## II. EXISTING SYSTEM

The multiplication dominates the execution time of most DSP algorithms; so there is a need of high speed multiplier. The array multipliers used in the existing ALU involves more number of multiplication steps and hence the complexity is increased which in turn increases delay and area. So the power consumption is more.

The Ripple Carry Adder reduces the propagation delay during addition when the partial products are added. A ripple carry adder is a logic circuit in which the carry-out of each full adder is the carry in of the succeeding next most significant full adder.

## III. PROPOSED SYSTEM

This system is proposed for high speed, low power consumption, less delay and reduced area. Fast adders like Ripple Carry Adders are used for addition and Fast multipliers which involves Vedic Multiplier technique is used for




Figure 2: Block diagram of Ripple Carry Adder

Multiplier unit is optimized using Vedic Multiplier technique called as Urdhva Triyagbhyam sutra. This increases speed of multiplier.




Figure 3: 2x2 Vedic Multiplication

Here the least significant bits are multiplied which gives the least significant bit of the final product (vertical). Then, the LSB of the multiplicand is multiplied with the next higher bit of the multiplier and added with the product of LSB of multiplier and next higher bit of the multiplicand (crosswise). The sum gives second bit of the final product and the carry is added with the partial product obtained by multiplying the most significant bits to gives the bit and the carry. The carry becomes the fourth bit of the final product.

Consider two 4-bit binary numbers  $a_3a_2a_1a_0$  and  $b_3b_2b_1b_0$ . The partial products ( $P_7P_6P_5P_4P_3P_2P_1P_0$ ) generated are given by the following equations:

- i.  $P_0 = a_0b_0$
- ii.  $P_1 = a_0b_1 + a_1b_0$
- iii.  $P_2 = a_0b_2 + a_1b_1 + a_2b_0 + P_1$
- iv.  $P_3 = a_0b_3 + a_1b_2 + a_2b_1 + a_3b_0 + P_2$
- v.  $P_4 = a_1b_3 + a_2b_2 + a_3b_1 + P_3$
- vi.  $P_5 = a_1b_2 + a_2b_1 + P_4$
- vii.  $P_6 = a_3b_3 + P_5$
- viii.  $P_7 = \text{carry of } P_6$




Figure 4: Block diagram of 2x2 Vedic multiplier




Figure 5: Block diagram of 4x4 Vedic multiplier




Figure 6: Block diagram of 8x8 Vedic multiplier

#### IV. BIST IMPLEMENTATION

Built-In-Self-Test is a design technique in which parts of circuits are used to test the circuit itself. Parts of a circuit that must be operational is used to execute a self-test. The figure 3 shows typical BIST hardware. After designing and implementing Optimized ALU, BIST has to be implemented, it has BIST controller which selects whether it should work either in testing mode or normal mode. It has test pattern generators like LFSR linear feedback shift register which generates test patterns these test patterns are applied to circuit under test that is optimized ALU over here then the result obtained is analyzed and checked for correctness of ALU. comparator compares the signature produced by the data compactor with a reference signature stored in a ROM. If both the responses are matched then the circuit is good, otherwise it is faulty.



ROM_Design	229	1087	0	1087
Comparator	8	45	0	45
SD_BIST	572	2988	0	2988

## VI. CONCLUSION

In this project we are implementing Optimized ALU with BIST capability which has lesser area, power and delay using Carry save adder and Vedic multiplier with testing capability provided by Built-in-Self-Test.

### A. Future Scope

This project can also be carried out using two architectures FPGA and ASIC. By providing timing constraint and gate level implementation we can further optimize the power and area.

## REFERENCES

- [1]. Saha, S.; Rahman, M.A.; Thakur, A., "Design and implementation of a BIST embedded high speed RS-422 utilized UART overFPGA," *Computing, Communications and Networking Technologies (ICCCNT), 2013 Fourth International Conference on*, vol., no., pp.1,5, 4-6 July 2013.
- [2]. Veeramachaneni, S.; Srinivas, M.B., "Design of optimized arithmetic circuits for multiplier realization," *Microelectronics and Electronics (PrimeAsia), 2013 IEEE Asia Pacific Conference on Postgraduate Research in*, vol., no., pp.219,224, 19-21 Dec. 2013.
- [3]. J.Ren and V. K. Semenov, "Progress with physically and logically reversible superconducting digital circuits," *IEEE Trans. Appl. Superconduct*, vol. 21, no. 3, pp. 780–786, Jun. 2011.
- [4]. Gurjar, P.; Solanki, R.; Kansliwal, P.; Vucha, M., "VLSI implementation of adders for high speed ALU," *India Conference (INDICON), 2011 Annual IEEE*, vol., no., pp.1,6, 16-18 Dec. 2011.
- [5]. Voyiatzis, I., "An ALU-Based BIST Scheme for Word-Organized RAMs," *Computers*, *IEEE Transactions on*, vol.57, no.5, pp.577,590, May 2008
- [6]. Le Blanc, C.; Colinet, E.; Juillard, J.; Anghel, L., "Digital Implementation of a BIST Method based on Binary Observations," *Digital System Design Architectures, Methods and Tools, 2008. DSD'08. 11th EUROMICRO Conference on*, vol., no., pp.709,713, 3-5 Sept. 2008.
- [7]. Seongmoon Wang, "A BIST TPG for Low Power Dissipation and High Fault Coverage," *Very Large Scale Integration (VLSI) Systems*, *IEEE Transactions on*, vol.15, no.7, pp.777,789, July 2007.
- [8]. Bartlett, V.A.; Dempster, A.G., "Using carry-save adders in low-power multiplier blocks," *Circuits and Systems, 2001. ISCAS 2001. The 2001 IEEE International Symposium on*, vol.4, no., pp.222,225 vol. 4, 6-9 May 2001.