Ram Technology Advancement, A Systematic Review

Authors

Frank Ekene Ozioko

Department of Computer Science, Enugu State University of Science and Technology (ESUT) (Nigeria)

Ifeonu Paul Ifenna

Department of Computer Science, Enugu State University of Science and Technology (ESUT) (Nigeria)

Article Information

DOI: 10.51584/IJRIAS.2026.11060017

Subject Category: Education

Volume/Issue: 11/6 | Page No: 149-160

Publication Timeline

Submitted: 2026-05-22

Accepted: 2026-05-27

Published: 2026-06-17

Abstract

Random Access Memory (RAM) is an important part of modern computer systems because it tem- porarily stores data and instructions needed for fast processing. As technologies such as artificial intelligence, cloud computing, gaming, and big data continue to grow, the demand for faster, larger, and more energy efficient memory systems has increased. This paper reviews the advancement of RAM technology from traditional memories such as SRAM and DRAM to modern technologies including DDR5, High Bandwidth Memory (HBM), Magnet or resistive RAM (MRAM), Resistive RAM (RRAM), and Phase Change Memory (PCM). The study discusses major research challenges affecting RAM technology, including memory latency, high power consumption, heat generation, scalability problems, reliability issues, limited bandwidth, and the memory wall problem, where processor speed increases faster than memory speed. The paper also examines the contributions and limitations of different researchers and identifies possible solutions such as hybrid memory architectures, Processing-in- Memory (PIM), Computing-in-Memory (CIM), intelligent memory management, and advanced cooling systems. In conclusion, the study shows that although modern RAM technologies provide significant improvements in speed, bandwidth, and energy efficiency, challenges such as cost, thermal issues, scalability, and hardware integration still remain, making further research necessary for developing faster, more reliable, and energy-efficient memory systems for future computing applications.

Keywords

Latency, Scalability, Memory, Startic, Random

Downloads

References

1. S. Rajeena and S. Karimullah, “A comprehensive review of memory architectures and network interfaces and advancements in high-bandwidth and low-latency systems,” Digital Technologies Research and Applications, pp. 63–74, 2026. [Google Scholar] [Crossref]

2. J. S. Meena, S. M. Sze, U. Chand, and T.-Y. Tseng, “Overview of emerging nonvolatile memory technologies,”Nanoscale research letters, vol. 9, no. 1, p. 526, 2014. [Google Scholar] [Crossref]

3. B. Hanindhito, A. Fathi, D. Gourounas, D. Trenev, A. Gerstlauer, and L. K. John, “Technology trends in computing hardware and their impacts on high-performance scientific computing part ii: Memory systems, interconnects, and system integration,” The International Journal of High Performance Computing Applications, p. 10943420251347461, 2026. [Google Scholar] [Crossref]

4. G. Molas and E. Nowak, “Advances in emerging memory technologies: From data storage to artificial intelligence,”Applied Sciences, vol. 11, no. 23, 2021. [Online]. Available: https://www.mdpi.com/2076-3417/11/23/11254 [Google Scholar] [Crossref]

5. G. Sun, J. Zhao, M. Poremba, C. Xu, and Y. Xie, “Memory that never forgets: emerging nonvolatile memory and the implication for architecture design,” National Science Review, vol. 5, no. 4, pp. 577–592, 07 2018. [Online]. Available: https://doi.org/10.1093/nsr/nwx082 [Google Scholar] [Crossref]

6. A. Asad, R. Kaur, and F. Mohammadi,“Asurvey on memory subsystems for deep neural network accelerators,”Future Internet, vol. 14, no. 5, 2022. [Online]. Available: https://www.mdpi.com/1999-5903/14/5/146 [Google Scholar] [Crossref]

7. O. Mutlu, “Memory scaling: A systems architecture perspective,” in 2013 5th IEEE International Memory Workshop. IEEE, 2013, pp. 21–25. [Google Scholar] [Crossref]

8. F. Zahoor, T. Z. Azni Zulkifli, and F. A. Khanday, “Resistive random access memory (rram): an overview of materials, switching mechanism, performance, multilevel cell (mlc) storage, modeling, and applications,” Nanoscale research letters, vol. 15, no. 1, p. 90, 2020. [Google Scholar] [Crossref]

9. S. K. Kim and M. Popovici, “Future of dynamic random-access memory as main memory,” MRS Bulletin, vol. 43, no. 5, pp. 334–339, 2018. [Google Scholar] [Crossref]

10. S. Ikegawa, F. B. Mancoff, J. Janesky, and S. Aggarwal, “Magnetoresistive random access memory: Present and future,” IEEE Transactions on Electron Devices, vol. 67, no. 4, pp. 1407–1419, 2020. [Google Scholar] [Crossref]

11. S. Ricci, P. Mannocci, M. Farronato, and D. Ielmini, “In-memory computing with crosspoint resistive memory arrays for machine learning,” in Annual Meeting of the Italian Electronics Society. Springer, 2022, pp. 35–40. [Google Scholar] [Crossref]

12. G. Molas and E. Nowak, “Advances in emerging memory technologies: From data storage to artificial intelligence,”Applied Sciences, vol. 11, no. 23, p. 11254, 2021. [Google Scholar] [Crossref]

13. K. Kim and J. Lee,“Anew investigation of data retention time in truly nanoscaled drams,” IEEE Electron Device Letters, vol. 30, no. 8, pp. 846–848, 2009. [Google Scholar] [Crossref]

14. B. C. Lee, E. Ipek, O. Mutlu, and D. Burger, “Architecting phase change memory as a scalable dram alternative,” in Proceedings of the 36th annual international symposium on Computer architecture, 2009, pp. 2–13. [Google Scholar] [Crossref]

15. H. Mark, “Computings energy problem (and what we can do about it),” in Proceedings of the IEEE International Solid-State Circuits Conference, San Francisco, CA, USA, 2014, pp. 9–13. [Google Scholar] [Crossref]

16. H.-S. P. Wong, H.-Y. Lee, S. Yu, Y.-S. Chen, Y. Wu, P.-S. Chen, B. Lee, F. T. Chen, and M.-J. Tsai, “Metal–oxide rram,” Proceedings of the IEEE, vol. 100, no. 6, pp. 1951–1970, 2012. [Google Scholar] [Crossref]

17. S. Kvatinsky, G. Satat, N. Wald, E. G. Friedman, A. Kolodny, and U. C. Weiser, “Memristor-based material implication (imply) logic: Design principles and methodologies,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 22, no. 10, pp. 2054–2066, 2013. [Google Scholar] [Crossref]

Metrics

Views & Downloads

Similar Articles